

WHAT IS CLAIMED IS:

1. A receiver apparatus having a demodulator circuit that demodulates transmitted serial data into parallel data by sampling the transmitted serial data on the basis of first and second clock signals having different numbers of clocks to be output in synchronization with a cycle of a transmitted clock, said receiver apparatus comprising:

10 a first synchronizing circuit generating the first clock signal synchronized with the cycle of the transmitted clock; and

15 a second synchronizing circuit generating the second clock signal synchronized with the cycle of the transmitted clock and having a number of clocks different from that of the first clock signal,

20 wherein the demodulator circuit comprises the second synchronizing circuit, a sampling register storing sampled data obtained by sampling the transmitted serial data on the basis of the first and second clock signals, a difference calculating circuit that calculates a difference between the transmitted serial data and the input clock signal on the basis of the sampled data, and a clock select circuit that 25 adjusts a phase of a symbol-sampled signal on the basis of the difference.

2. A receiver apparatus having at least two demodulator circuits that demodulate transmitted serial data into parallel data by sampling the transmitted serial data on the basis of first and second clock signals having different numbers of clocks to be output in synchronization with a cycle of a transmitted clock, said receiver apparatus comprising:

35 a first synchronizing circuit generating the first clock signal synchronized with the cycle of the transmitted clock; and

a plurality of second synchronizing circuits generating the second clock signal synchronized with the cycle of the transmitted clock and having a number of clocks different from that of the first clock  
5 signal;

wherein:

each of said at least two demodulator circuits comprises any one of said plurality of second synchronizing circuits, a sampling register storing  
10 sampled data obtained by sampling the transmitted serial data on the basis of the first and second clock signals, a difference calculating circuit that calculates a difference between the transmitted serial data and the input clock signal on the basis of a  
15 sampled data, and a clock select circuit that adjusts a phase of a symbol-sampled signal on the basis of the difference; and

20 a lowpass filter circuit included in one of said at least two modulator circuits is shared by another modulator circuit as the lowpass filter.

3. The receiver apparatus as claimed in claim 1, wherein at least two said second synchronizing circuits share a phase detection circuit.  
25

4. The receiver apparatus as claimed in claim 1, wherein the first synchronizing circuit inputs the first clock signal into at least two said synchronizing circuits.  
30

5. The receiver apparatus as claimed in claim 1, further comprising a voltage control oscillator that generates the second clock signal on the basis of a controlled voltage output from the lowpass filter  
35 circuit.

6. The receiver apparatus as claimed in claim 1,

further comprising a voltage control delay circuit that generates the second clock signal on the basis of a controlled voltage output from the lowpass filter circuit.

5

7. The receiver apparatus as claimed in claim 1, further comprising a phase locked loop circuit or a delay locked loop circuit that includes the lowpass filter to be shared.

10

8. The receiver apparatus as claimed in claim 1, wherein the first synchronizing circuit includes a phase locked loop circuit, and the second synchronizing circuit includes a delay locked loop circuit having the lowpass filter to be shared.

15

9. The receiver apparatus as claimed in claim 1, wherein the second synchronizing circuit generates the second clock signal having an n number of phases that satisfies  $n/m - 1 < 1/3$ , where the first clock signal has the n number of phases and the second clock signal has an m number of phases.

20

10. The receiver apparatus as claimed in claim 1, wherein the second synchronizing circuit generates the second clock signal having an m number of phases that satisfies  $m/n - 1 < 1/3$ , where the first clock signal has an n number of phases and the second clock signal has the m number of phases.

30

11. The receiver apparatus as claimed in claim 1, wherein the clock select circuit selects multiple clocks synchronized with the transmitted clock and deviated in phase to be the input clock signal of the second synchronizing circuit, on the basis of an output from the difference calculating circuit in order to adjust a phase relation of the transmitted clock in

synchronization with the cycle of the transmitted clock.

12. The receiver apparatus as claimed in claim 1,  
5 further comprising a quality evaluation circuit that evaluates a quality value of the transmitted serial data on the basis of the sampling data.

13. A receiver apparatus comprising:  
10 a first synchronizing circuit generating a first clock signal synchronized with a cycle of a transmitted clock; and  
a plurality of demodulator circuits,  
wherein:  
15 each of said plurality of demodulator circuits includes a second synchronizing circuit generating the second clock signal synchronized with the cycle of the transmitted clock and having a number of clocks different from that of the first clock signal, a  
20 sampling register storing sampled data obtained by sampling the transmitted serial data on the basis of the first and second clock signals, a difference calculating circuit that calculates a difference between the transmitted serial data and the transmitted  
25 clock on the basis of the sampled data, and a clock select circuit that selects multiple clocks synchronized with the transmission clock and deviated in phase to be the input clock signal of the second synchronizing circuit, on the basis of an output from  
30 the difference calculating circuit in order to adjust a phase relation of the transmission clock while synchronized with the cycle of the transmitted clock;  
and  
at least one of the second synchronizing circuit  
35 included in each of said plurality of demodulator circuits generates the second clock signal on the basis of a controlled voltage output from a lowpass filter

circuit included in the second synchronizing circuit in another demodulator circuit.

14. A receiver apparatus comprising:
  - 5 a first synchronizing circuit generating a first clock signal synchronized with a cycle of a transmitted clock; and
    - a plurality of demodulator circuits,
      - wherein:
        - 10 each of said plurality of demodulator circuits includes a second synchronizing circuit generating the second clock signal synchronized with the cycle of the transmitted clock and having a number of clocks different from that of the first clock signal, a
        - 15 sampling register storing sampled data obtained by sampling the transmitted serial data on the basis of the first and second clock signals, a difference calculating circuit that calculates a difference between the transmitted serial data and the transmitted
        - 20 clock on the basis of the sampled data, and a clock select circuit that selects multiple clocks synchronized with the transmission clock and deviated in phase to be the input clock signal of the second synchronizing circuit, on the basis of an output from
        - 25 the difference calculating circuit in order to adjust a phase relation of the transmission clock while the second synchronizing circuit is being synchronized with the cycle of the transmitted clock; and
          - at least one of the second synchronizing circuit
        - 30 included in each of said plurality of demodulator circuits includes a lowpass filter circuit, supplies an output from the lowpass filter circuit to another demodulator circuit, and generates the second clock signal on the basis of a controlled voltage output from
        - 35 the lowpass filter circuit included in the second synchronizing circuit in another demodulator circuit.

15. A receiver apparatus comprising:
  - a first synchronizing circuit generating a first clock signal synchronized with a cycle of a transmitted clock;
  - 5 a controlled voltage output circuit that outputs a controlled voltage to generate a second clock signal synchronized with the cycle of the transmitted clock and having a number of clocks different from that of the first clock signal; and
  - 10 a demodulator circuit that includes a second synchronizing circuit that generates a second clock signal on the basis of the controlled voltage output from the controlled voltage output circuit, a sampling register storing sampled data obtained by sampling the
  - 15 transmitted serial data on the basis of the first and second clock signals, a difference calculating circuit that calculates a difference between the transmitted serial data and the transmitted clock on the basis of the sampled data, and a clock select circuit selects
  - 20 multiple clocks synchronized with the transmitted clock and deviated in phase to be the input clock signal of the second synchronizing circuit, on the basis of an output from the controlled voltage output circuit in order to adjust a phase relation of the transmitted
  - 25 clock while synchronized with the cycle of the transmitted clock.